Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
I assume you are referring to a Xilinx FPGA. I'm not clear exactly what you are building, but if you really need to switch between two clocks without glitches, try the BUFGMUX (if your FPGA provides it) instead of an ordinary mux such as MUXF7.
If possible, try to design synchronous logic that doesn't require gating or switching clocks.