Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Using shift register and MUXF7 to realize dual-Clock FIFO

Status
Not open for further replies.

EDA_hg81

Advanced Member level 2
Joined
Nov 25, 2005
Messages
503
Helped
2
Reputation
4
Reaction score
2
Trophy points
1,298
Activity points
4,875
dual clock fifo +xilinx

Can I use MUXF7 as a switch to select one of two clocks for realizing shift register based dual-clock FIFO?

Thanks.
 

echo47

Advanced Member level 5
Joined
Apr 7, 2002
Messages
3,942
Helped
638
Reputation
1,274
Reaction score
89
Trophy points
1,328
Location
USA
Activity points
33,176
I assume you are referring to a Xilinx FPGA. I'm not clear exactly what you are building, but if you really need to switch between two clocks without glitches, try the BUFGMUX (if your FPGA provides it) instead of an ordinary mux such as MUXF7.

If possible, try to design synchronous logic that doesn't require gating or switching clocks.
 

    EDA_hg81

    Points: 2
    Helpful Answer Positive Rating

EDA_hg81

Advanced Member level 2
Joined
Nov 25, 2005
Messages
503
Helped
2
Reputation
4
Reaction score
2
Trophy points
1,298
Activity points
4,875
Re: Using shift register and MUXF7 to realize dual-Clock FIF

Thanks.

Just for building a dual clock FIFO.

But BRAM based dual clock FIFO is big, I only need 16 byte deep.
 

mpatel

Member level 4
Joined
Aug 25, 2005
Messages
72
Helped
10
Reputation
20
Reaction score
6
Trophy points
1,288
Location
Germany
Activity points
1,786
Re: Using shift register and MUXF7 to realize dual-Clock FIF

EDA_hg81 said:
Thanks.

Just for building a dual clock FIFO.

But BRAM based dual clock FIFO is big, I only need 16 byte deep.

Hi,

Instead of BRAM, use Distributed RAM based FIFO. It is synthesized as LUT only and does not consume any of BRAM on FPGA chip.

If you are using Xilinx FPGA, please refer XILINX Core Generator IP CORE guide.

Enjoy!!!
 

    EDA_hg81

    Points: 2
    Helpful Answer Positive Rating
Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top