Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Using "set_ideal_network " for the clock tree (Synopsys DC)

Status
Not open for further replies.

George_P

Member level 2
Member level 2
Joined
May 26, 2007
Messages
46
Helped
4
Reputation
8
Reaction score
3
Trophy points
1,288
Visit site
Activity points
1,597
Hi,

can somebody suggest a way/script to use the DC command "set_ideal_network" to all the clock tree nodes?

Thanks,
George
 

maybe you can try "set_ideal_network [get_clocks all_clocks]"
actually, when the network is defined as clock, it is regared as ideal_network,and don't touch it during DC synthsize.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top