anandkris84
Newbie level 5
- Joined
- Mar 16, 2010
- Messages
- 10
- Helped
- 0
- Reputation
- 0
- Reaction score
- 0
- Trophy points
- 1,281
- Location
- Virginia Tech
- Activity points
- 1,339
I have a synthesised VHDL file using Synopsys Design Compiler.Can I get the physical layout using Cadence encounter and how? as to me it seems that the input file for Cadence Encounter is a Verilog file.