use of SOCE to bring in third-party IPs into a SOC design

Similar threads

• S

  How should I use my self-designed TPG circuit to input test patterns into the test circuit of iscas89 and test its fault coverage in tetramax?

  • Started by sicetn
  • Dec 18, 2023
  • Replies: 0

  ASIC Design Methodologies and Tools (Digital)
• T

  Preverify in Formality. When to use it?

  • Started by TonyLS
  • Mar 21, 2024
  • Replies: 1

  ASIC Design Methodologies and Tools (Digital)
• S

  Question: Has Arm ever tried to develop SoC by itself (in recent years)?

  • Started by Sayaka_123
  • Nov 9, 2023
  • Replies: 2

  ASIC Design Methodologies and Tools (Digital)
• C

  How to use Row Redundancy in eFlash？

  • Started by cike128
  • Jan 2, 2024
  • Replies: 0

  ASIC Design Methodologies and Tools (Digital)
• H

  Command in Design Compiler to get least delay

  • Started by hw2000
  • Mar 12, 2024
  • Replies: 3

  ASIC Design Methodologies and Tools (Digital)