Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

use of latch for SRAM cell instead of flipflop

Status
Not open for further replies.
Joined
Jul 23, 2015
Messages
4
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
39
Hi All,

Why does latch is used as SRAM cell instead of flipflop? As latch is used as sram cell, why sram cell does not have race around condition?


Thanks,
Rahul
 

Hey there. The thing that SRAM designers are mostly concerned with is the density of the SRAM, which requires minimum number of elements to be used. A latch can be implemented in a very small area while a true edge triggered flip flop is not as small. And they usually can get away with this because their clock timing, data, sensing cycles and everything are tightly controlled with an internal circuit. So you don't actually put the latch in a condition that it's not happy.

Actually don't take it from me, design and layout both of them and compare. It would make a difference in power too. Anyway someone with more experience might go beyond this but I believe this is the first level consideration.
 

Hey there. The thing that SRAM designers are mostly concerned with is the density of the SRAM, which requires minimum number of elements to be used. A latch can be implemented in a very small area while a true edge triggered flip flop is not as small. And they usually can get away with this because their clock timing, data, sensing cycles and everything are tightly controlled with an internal circuit. So you don't actually put the latch in a condition that it's not happy.

Actually don't take it from me, design and layout both of them and compare. It would make a difference in power too. Anyway someone with more experience might go beyond this but I believe this is the first level consideration.

In a simple way we can say 2 latches which make a fliflop can store 2 bit of data.So in the area where a flipflop is used we can we use 2 latches and store 2 bits of data.The race around condition comes when we use a JK flipflop so there we use master slave flipflop.But here the scenario is different the access transistors control thr read and write operation.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top