Usage of non blocking assignments in verilog .....

Muthuraja.M said:

Hi friends ,

i know wat is non blocking assignments and how the delay get varied between blocking
and non blocking assignments..


But i need to know for which type of application we use blocking and for which type for
non blocking assignments..


pls explain


Thanks in advance...

- - - Updated - - -

reg reg1,reg2,clk,clk1;
initial
begin
clk=0;
clk1=0;
clk = #50 ~clk;
clk1 <= #50 ~clk1;
end

in this code clk is inverted after 50 units and clk1 is inverted after 100 units ...


reg reg1,reg2,clk,clk1;
initial
begin
clk=0;
clk1=0;
clk <= #50 ~clk;
clk1 = #50 ~clk1;
end


But for this code both are inverted at the same time 50 units .. why wat was happen.


pls explain...

Click to expand...

FR1985 said:

hi can you tell what mean this instruction:
mem[wr_addr] <= i_data;
why we use mem and inside another reg
thank you

Click to expand...

kranthi_vlsi said:

here what ever the input data(i_data) u give is stored into the particular address (wr_addr) in the memory(mem)

Click to expand...