Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

[SOLVED] (URGENT) DLL SDF back annotation issue

Status
Not open for further replies.

davitgh

Newbie
Joined
Jan 23, 2021
Messages
2
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
18
Hi Guys!

In my DLL design I have 1 input clk which shifted to clk_90, clk_180, clk_270 clocks.
During SDF annotation "timing_sense : positive_unate" arc delays do not propagate properly into outputs, in other wards
when I have "input clk rise" -> "output clk_90 rise" delay in SDF file it becomes "input clk rise" -> "output clk_90 fall" delay during SDF back-annotation.

Can you help to resolve this issue?

Regards,
Davit Gh.
 

davitgh

Newbie
Joined
Jan 23, 2021
Messages
2
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
18
Hi Guys,

I solved the issue by adding simple model login in my gate level simulations.

Regards,
Davit Gh.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top