Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

typical value of a parasitic capacitance in tsmc 0.18um

Status
Not open for further replies.

electronics20

Full Member level 1
Joined
Apr 27, 2011
Messages
99
Helped
2
Reputation
4
Reaction score
2
Trophy points
1,288
Activity points
1,888
dear researchers
what is the typical value of a parasitic capacitance in tsmc 0.18um? for example for output of a typical inverter at 180nm TSMC.
 

erikl

Super Moderator
Staff member
Joined
Sep 9, 2008
Messages
8,112
Helped
2,685
Reputation
5,350
Reaction score
2,284
Trophy points
1,393
Location
Germany
Activity points
44,153
1. The output capacitance of a cell isn't a parasitic capacitance. Already from schematic circuit this will be calculated by simulator programs from the transistor model values.

2. The output capacitance of an inverter depends on its drive strength. See the TSMC docu for these values.
 
Status
Not open for further replies.
Toggle Sidebar

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top