Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

typical application of "-add" option of create_clo

Status
Not open for further replies.

anjali

Full Member level 3
Joined
Aug 16, 2005
Messages
173
Helped
14
Reputation
28
Reaction score
6
Trophy points
1,298
Activity points
3,033
give me typical application of " -add " option of the " create_clock " in DC.
 

ami

Member level 3
Joined
Apr 28, 2005
Messages
62
Helped
4
Reputation
8
Reaction score
0
Trophy points
1,286
Location
VN
Activity points
1,952
Re: typical application of "-add" option of create

Hi,

Modifying the clock tree latency can have quite a big impact on the timing violations. If you 'd like to analyze your design assuming a different clock latency, it is possible to add an delay to the clock-source pin.

Regards[/code]
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top