Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
1. high speed signal that is active/inactive every clock cycle.
- use a FIFO
2. low speed level signal that transitions occasionally after many clock cycles (in destination domain).
- use a 2 FF synchronizer
3. pulse signal that has pulses spread multiple clock cycles apart (in destination domain).
- use a toggle synchronizer, (i.e. generate a toggle signal from the pulse followed by the 2 FF synchronizer)