Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

two test clock in ATE test

Status
Not open for further replies.

hfooo1

Member level 1
Joined
Nov 3, 2007
Messages
37
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
1,492
plz give a demonstration on the circuit using two test clock at DFT mode.
thanks
 

Find DFT compiler user guide or RC-DFT user guide.

There are too many digrams about this.

hfooo1 said:
plz give a demonstration on the circuit using two test clock at DFT mode.
thanks
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top