Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
u need to do this if u r in hierarchy and the pin exist in all hierarchy levels then u have to put it in all levels, i.e. if u have level x inside level y then u need to put the vdd label (for example) in level x to pass this level in LVS then u will also need to re-put the vdd label in level y to pass this level
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.