I put a TSMC provided seal ring around a design which passes DRC but when I tile the design with the seal ring for the top level, I end up with 5 errors related to the seal ring. Any ideas on how to correct?
Thank you. That was the conclusion I was reaching. The violations are on the sealring itself. I even tried wrapping the top-level design in sealring with same errors.