Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

TSMC 65nm DRC Violation - Seal Ring Related

Status
Not open for further replies.

sincplicity

Newbie level 4
Joined
Apr 3, 2023
Messages
7
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
47
I put a TSMC provided seal ring around a design which passes DRC but when I tile the design with the seal ring for the top level, I end up with 5 errors related to the seal ring. Any ideas on how to correct?

RV.W.1.WB
RV.S.3.1.WB
...

The check text for one
 

Attachments

  • Screenshot 2023-04-02 at 4.19.25 PM.png
    Screenshot 2023-04-02 at 4.19.25 PM.png
    34 KB · Views: 117

AP and RV errors in the sealring can be ignored. The DRC deck does not properly recognize the sealring.

Check the location of your violations. As long as they are not in the core area you are fine.
 

Thank you. That was the conclusion I was reaching. The violations are on the sealring itself. I even tried wrapping the top-level design in sealring with same errors.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top