Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Trying to decide the least-component technique to implement these circuits

Status
Not open for further replies.

rush3k

Member level 1
Joined
Mar 31, 2006
Messages
38
Helped
8
Reputation
16
Reaction score
0
Trophy points
1,286
Activity points
1,507
Latched.PNG
Latched2.PNG

Any ideas or suggestions to implement this in digital logic?
 
Last edited:

rush3k

Member level 1
Joined
Mar 31, 2006
Messages
38
Helped
8
Reputation
16
Reaction score
0
Trophy points
1,286
Activity points
1,507
Mister_rf thanks for your reply. Your circuit with the DFF assumes we'll always about ~4 pulses? I had failed to point out that we have an unknown number of pulses ...
I'm interested in understanding how to implement for both. I have been playing with a technique with an SR-latch ... latching on the rising edge and then switching to a "high state" so the output stays high ..., but that's still under investigation. Any further ideas are welcome ... thanks!
 

alexan_e

Administrator
Joined
Mar 16, 2008
Messages
11,895
Helped
2,020
Reputation
4,156
Reaction score
2,031
Trophy points
1,393
Location
Greece
Activity points
64,377
This is why you should explain in detail what you want.
In this case there was only a sketch with four pulses and a second pulse with duration of four clocks and you have asked how to implement it, naturally you got an answer for exactly that.
So take your time when you ask questions and write what you want, no one can guess what your actual need.

Best regards
Alex
 

rush3k

Member level 1
Joined
Mar 31, 2006
Messages
38
Helped
8
Reputation
16
Reaction score
0
Trophy points
1,286
Activity points
1,507
This is why you should explain in detail what you want.
In this case there was only a sketch with four pulses and a second pulse with duration of four clocks and you have asked how to implement it, naturally you got an answer for exactly that.
So take your time when you ask questions and write what you want, no one can guess what your actual need.

Best regards
Alex
Understood. Thank you.
 

rush3k

Member level 1
Joined
Mar 31, 2006
Messages
38
Helped
8
Reputation
16
Reaction score
0
Trophy points
1,286
Activity points
1,507
Sometimes all details are important. :grin:
Yes, I have drawn a better picture and description. What I was trying to express is that the width of the output pulse should stretch from the first rising edge to the last falling edge as I have shown on the picture. I'm sorry for not presenting this in a better way :/

BetterDescription.png
 

mister_rf

Advanced Member level 5
Joined
Feb 26, 2008
Messages
1,874
Helped
1,039
Reputation
2,086
Reaction score
953
Trophy points
1,393
Location
Romania
Activity points
11,528
You can’t put in practice a circuit to follow this description. If we use an unknown number of pulses, how come you can predict when it's time the signal to stop?
 
  • Like
Reactions: FvM

    FvM

    points: 2
    Helpful Answer Positive Rating

FvM

Super Moderator
Staff member
Joined
Jan 22, 2008
Messages
47,670
Helped
14,079
Reputation
28,415
Reaction score
12,742
Trophy points
1,393
Location
Bochum, Germany
Activity points
276,945
A feasible cicrcuit with a similar behaviour is a retrigerable pulse stretching monoflop. But of course, the output pulse must exceed the last falling input edge by some time amount. I hope, the explanation by mister_rf has been clear in this regard.

 

Status
Not open for further replies.
Toggle Sidebar

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top