Continue to Site

# Trying to decide the least-component technique to implement these circuits

Status
Not open for further replies.

#### rush3k

##### Member level 1

Any ideas or suggestions to implement this in digital logic?

Last edited:

Try this way: :grin:

If it’s necessary to have both situations we can change, see the diagram.

#### Attachments

• Test circuit.GIF
5.7 KB · Views: 73
• Test circuit 2.GIF
12 KB · Views: 73
Last edited:

Mister_rf thanks for your reply. Your circuit with the DFF assumes we'll always about ~4 pulses? I had failed to point out that we have an unknown number of pulses ...
I'm interested in understanding how to implement for both. I have been playing with a technique with an SR-latch ... latching on the rising edge and then switching to a "high state" so the output stays high ..., but that's still under investigation. Any further ideas are welcome ... thanks!

This is why you should explain in detail what you want.
In this case there was only a sketch with four pulses and a second pulse with duration of four clocks and you have asked how to implement it, naturally you got an answer for exactly that.
So take your time when you ask questions and write what you want, no one can guess what your actual need.

Best regards
Alex

Pheetuz

### Pheetuz

Points: 2
This is why you should explain in detail what you want.
In this case there was only a sketch with four pulses and a second pulse with duration of four clocks and you have asked how to implement it, naturally you got an answer for exactly that.
So take your time when you ask questions and write what you want, no one can guess what your actual need.

Best regards
Alex

Understood. Thank you.

Sometimes all details are important. :grin:
See the attached examples.

#### Attachments

• timing.GIF
26.6 KB · Views: 72
• timing2.GIF
28 KB · Views: 65

Sometimes all details are important. :grin:

Yes, I have drawn a better picture and description. What I was trying to express is that the width of the output pulse should stretch from the first rising edge to the last falling edge as I have shown on the picture. I'm sorry for not presenting this in a better way :/

You can’t put in practice a circuit to follow this description. If we use an unknown number of pulses, how come you can predict when it's time the signal to stop?

FvM

### FvM

Points: 2
A feasible cicrcuit with a similar behaviour is a retrigerable pulse stretching monoflop. But of course, the output pulse must exceed the last falling input edge by some time amount. I hope, the explanation by mister_rf has been clear in this regard.

Status
Not open for further replies.