I think cadence has the support but still their SV support is not mature but still you can check with them.
You can check with synopsys as well they have a wonderful support for SV.
Re: Tools that Support "System Verilog Assertions"
Mentor Graphics, Synopsys support most SystemVerilog constructs. Cadence supports all language constructs required for both design teams and verification teams.