Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Tools that Support "System Verilog Assertions"...?

Status
Not open for further replies.

rakesh_aadhimoolam

Full Member level 4
Joined
Mar 14, 2006
Messages
206
Helped
19
Reputation
38
Reaction score
2
Trophy points
1,298
Activity points
2,751
Hi .....

I would like to know what the tools that support Assertion based Verification using System Verilog in Windows platform....

Thanks
 

I think cadence has the support but still their SV support is not mature but still you can check with them.
You can check with synopsys as well they have a wonderful support for SV.
 

Re: Tools that Support "System Verilog Assertions"

synopsys support sv, including assertions also,
but i don't think so, VCS works over windows plotform...
 

Re: Tools that Support "System Verilog Assertions"

I think cadence simultors donot work on windows.

Questa by mentor graphics supports system verilog complete LRM including assertions. I think it runs on windows platform too.
 

Re: Tools that Support "System Verilog Assertions"

Mentor Graphics, Synopsys support most SystemVerilog constructs. Cadence supports all language constructs required for both design teams and verification teams.

read this article, it's quite interesting :D

**broken link removed**

ModelSim LE/SE/PE support SystemVerilog design
 

Re: Tools that Support "System Verilog Assertions"

Aldec's Riviera also supports systemverilog assertions.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top