Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

to increase the speed of Design

Status
Not open for further replies.

niraj_m

Junior Member level 1
Joined
Sep 26, 2009
Messages
19
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Location
Edison
Activity points
1,404
Hi
Can we design a flop to work on both edges of clock ? In this scenario how do we takecare of timing and metastability issues ?

Pls brainstorm your points .

Also if you have any paper or link pls do point. It really helps me .

Thanks in advance
 

iwpia50s

Full Member level 4
Joined
Oct 31, 2007
Messages
223
Helped
27
Reputation
54
Reaction score
10
Trophy points
1,298
Activity points
2,305
You cannot have a flop working on both edges of the clock, that why it is called an edge triggered device. You have to decide which edge of the clock you want to use.
 

AdvaRes

Advanced Member level 4
Joined
Feb 14, 2008
Messages
1,166
Helped
113
Reputation
220
Reaction score
50
Trophy points
1,328
Location
At home
Activity points
7,444
niraj_m said:
Hi
Can we design a flop to work on both edges of clock ? In this scenario how do we takecare of timing and metastability issues ?

Pls brainstorm your points .

Also if you have any paper or link pls do point. It really helps me .

Thanks in advance

Parallelization increases the speed of your circuit. Use dual/quad pumping for clocking.
 

niraj_m

Junior Member level 1
Joined
Sep 26, 2009
Messages
19
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Location
Edison
Activity points
1,404
Thanks for your reply.

Yes true that flop needs to latch on edge of clock , so do current philosophy of flop. Also we can construct a dual edge flop , wherein flop latches data on both edges on clock ,yes it tedious process .
I have got few info on these , further links helps .
 

onlymusic16

Full Member level 2
Joined
Sep 19, 2007
Messages
129
Helped
8
Reputation
16
Reaction score
5
Trophy points
1,298
Activity points
1,959
iwpia50s said:
You cannot have a flop working on both edges of the clock, that why it is called an edge triggered device. You have to decide which edge of the clock you want to use.
You can always design a dual edge triggered flip flop but you do not normally find them in your designs. Why? because very few EDA tools support them.
 

mstarilov

Newbie level 1
Joined
Sep 21, 2009
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Location
Moscow, Russia
Activity points
1,284
onlymusic16 said:
iwpia50s said:
You cannot have a flop working on both edges of the clock, that why it is called an edge triggered device. You have to decide which edge of the clock you want to use.
You can always design a dual edge triggered flip flop but you do not normally find them in your designs. Why? because very few EDA tools support them.
Dual-edge flops typically used to reduce power consumption in design. Most of modern synthesis and backend tools work properly with such flops.
 

Status
Not open for further replies.
Toggle Sidebar

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top