Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Timing optimization interview questions can anyone answer it

Status
Not open for further replies.

vlsitechnology

Full Member level 5
Joined
Nov 1, 2007
Messages
263
Helped
21
Reputation
42
Reaction score
14
Trophy points
1,298
Activity points
2,837
How do u do timing optimization?? On what basis?

On what basis do we decide the clock frequency ?

What will u do if after optimization also my skew is not meeting the design ??
 

firewire2035

Member level 1
Joined
Oct 10, 2004
Messages
37
Helped
2
Reputation
4
Reaction score
1
Trophy points
1,288
Activity points
192
Re: Timing optimization interview questions can anyone answe

:: How do u do timing optimization?? On what basis?
Depends on the tools. Sometimes it is as simple as optimize.

:: On what basis do we decide the clock frequency ?
Driven by system requirement.

:: What will u do if after optimization also my skew is not meeting the design ??
One way to do it is to relax the requirement, that always works for me.
 

vlsi_whiz

Full Member level 4
Joined
Nov 12, 2005
Messages
216
Helped
49
Reputation
98
Reaction score
24
Trophy points
1,298
Location
Penang
Activity points
3,139
Re: Timing optimization interview questions can anyone answe

1. Timing analysis is done first to determine if the design will work for the specified frequency. For the first level of optimization, we specify the initial operating frequency and optimize the design for it. After this optimization is done, the reports state the maximum delays , critical paths, etc.

2. Normally, we do not specify the required frequency in the first timing run. We optimize it for a lower frequency and then we optimize the design for power and area.
The design is then checked for functionality and then subject to further optimizations till the required clock speeds are obtained.

However, in ASIC design there is a trade-off between Speed - Power - Area. So if a design is optimized for speed only, it will not meet our area or power requirements. After a few iterations of optimizations, we arrive at an optimal solution which satisfies or nearly meets all our requirements.

3. If after optimization, the skews are not met, we further optimize using other algorithms such as register re-timing, pipelining, etc till we meet our skew requirements. In some cases we may relax our constraints.
 

    V

    Points: 2
    Helpful Answer Positive Rating
Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top