Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Timing derateon ideal net

Status
Not open for further replies.

YuLongHuang

Member level 5
Joined
Dec 28, 2010
Messages
84
Helped
16
Reputation
32
Reaction score
16
Trophy points
1,288
Location
Taipei, Taiwan
Activity points
1,915
Hello ~!

I'd like to know whether the following command is meaningful:
"set_timing_derate -early" during synthesis for setup time check

I found that there is no any timing impact if I comment this option.
I guess that this is because we set ideal net on clock path such that any derate on that is meaningless.
Clock path is always zero delay during synthesis since it's ideal net.

How does you feel about ?
Thanks for your sharing.

Best Regards.
PoLo
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top