Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

timing control in SAR ADC

Status
Not open for further replies.

steadymind

Full Member level 4
Joined
Sep 15, 2007
Messages
201
Helped
42
Reputation
84
Reaction score
36
Trophy points
1,308
Location
USA
Activity points
2,519
I made the digital control as a state machine and find that timing delay introduces spikes in my cap array output. some use counters and some shift register and combinational logic for the digital control, which is better,easier and more robust to implement.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top