Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Timing borrowing definition

Status
Not open for further replies.

ruanwang

Junior Member level 1
Joined
Dec 21, 2014
Messages
18
Helped
1
Reputation
2
Reaction score
1
Trophy points
3
Activity points
108
Hi guys,

I'm so confuse about "borrowing timing". So, cuold you explain simplest about it for me?
It's better if you have related acrticle about it.
BR.
 

Hi guys,

I'm so confuse about "borrowing timing". So, cuold you explain simplest about it for me?
It's better if you have related acrticle about it.
BR.


Time Borrowing




Time borrowing is borrowing of time from a path with lesser delay to a path with greater delay. It is possible with latch based design as a latch is level triggered device unlike flip flops which are edge triggered.

For eg... say the clock period is 10 ns..
CL- Combinational Logic

CL 1 - takes 12 ns to compute the data;
CL2 - takes 5 ns to compute the data;

If we use latch ; we can share the extra 2 ns of CL 1 to CL 2; as the latch (negative enabled) is active for the entire positive phase of the clock signal.

time.jpg
 
Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top