Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

timin Violations................plz help

Status
Not open for further replies.

santoshl

Junior Member level 2
Joined
Aug 14, 2007
Messages
24
Helped
4
Reputation
8
Reaction score
3
Trophy points
1,283
Activity points
1,427
Hi, All

I'm a fresh college grad into industry as front end design engineer in design Center.
Im currently doing synthesis and STA.

What are the different techniques to fix timing violations........especially setup violations?

Hope u will help me

Thanks in advance

Santosh L
 

quan228228

Full Member level 4
Joined
Mar 23, 2006
Messages
196
Helped
16
Reputation
32
Reaction score
3
Trophy points
1,298
Activity points
2,571
you have following methods:

1. set_critical_range
2. group_path
3. ungroup
4.set_flatten
5. modify RTL code

David
 

santoshl

Junior Member level 2
Joined
Aug 14, 2007
Messages
24
Helped
4
Reputation
8
Reaction score
3
Trophy points
1,283
Activity points
1,427
Thanks for the information David

Will u plz explian in brief all the alternatives u mentioned. and im in post layout stage so which is more appropriate choice for me?

Thanks and regards
santosh l
 

shiv_emf

Advanced Member level 2
Joined
Aug 31, 2005
Messages
605
Helped
22
Reputation
44
Reaction score
6
Trophy points
1,298
Activity points
4,106
setup violation at post layout stage ! Well be specific wht sort of error u r having !
 

spauls

Advanced Member level 2
Joined
Dec 17, 2002
Messages
524
Helped
26
Reputation
52
Reaction score
9
Trophy points
1,298
Activity points
3,354
upsizing wil help to some extent.
 

Wenf.Yeh

Junior Member level 3
Joined
Aug 21, 2007
Messages
28
Helped
4
Reputation
8
Reaction score
2
Trophy points
1,283
Activity points
1,475
set time violation must be fixed in the pre-layout stage,or u would get a fail design!!
slightly hold time violation can be fixed in the post-layout stage.
best regards
Athur
 

funzero

Full Member level 4
Joined
Nov 19, 2004
Messages
198
Helped
13
Reputation
26
Reaction score
5
Trophy points
1,298
Activity points
1,304
if u have 10% timing violation, use synthesis approach, if you have more , redesign the violated part may be good
 

santoshl

Junior Member level 2
Joined
Aug 14, 2007
Messages
24
Helped
4
Reputation
8
Reaction score
3
Trophy points
1,283
Activity points
1,427
Thanks everone
"if u have 10% timing violation, use synthesis approach, if you have more , redesign the violated part may be good"
as said by funzero
is tht 10% with respect to total number of paths?
or somethingf else
 

avimit

Banned
Joined
Nov 16, 2005
Messages
413
Helped
91
Reputation
182
Reaction score
23
Trophy points
1,298
Location
Fleet, UK
Activity points
0
10% is the percentage of the timing by which your worst path is failing.
For example, if you are working on 100Mhz(i.e 10ns clock period), and your worst path is more than 11ns, which is 10ns(allowed) + 10% of 10ns
Kr,
Avi
http://www.vlsiip.com
 

Status
Not open for further replies.
Toggle Sidebar

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top