$time equivalent in vhdl

Status
Not open for further replies.

verilog2vhdl

Newbie level 6
Joined
Oct 22, 2007
Messages
11
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,350
to_decstring in vhdl package

I got the following code for vhdl
WRITE(ERRORFILE, "time" & to_decstring(NOW) & ":");

from verilog of
$fdisplay (ERRORFILE, "time%d:", $time);

I get the error as
No feasible entries for subprogram "to_decstring".

in modelsim, what is the issue??
 

I believe you need some user VHDL packages which include this function.
 

Instead of
Code:
WRITE(ERRORFILE, "time" & to_decstring(NOW) & ":");

YOu can just write
Code:
WRITE(ERRORFILE, "time ");
WRITE(ERRORFILE, NOW);

It should work, if not ping me
Kr,
Avi
http://www.vlsiip.com
 

Status
Not open for further replies.

Similar threads

Cookies are required to use this site. You must accept them to continue using the site. Learn more…