Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
To prevent bus contention or bus float, internal three-state nets in your design must have a single active driver during scan shift. how to understand this mechanism?
If a bus is float, provide information to you customer on the floating bus and fix it properly during scan. Else it may create leakage currents with which chip may not work in the long run.
regarding the internal three-state nets, the solution is very simple.
solution1: Just disable the internal three-state nets.
solution2: Just enable any one of the nets during scan mode and disable the rest.
Clearly, say A,B,C,D are three-state nets and driving P bus. Enable say A and disable the rest of B,C,D which prevents the contention.
hope you got the answre.
Regards,
Sunil Budumuru.
Added after 13 minutes:
by the way,
"set_dft_configuration -fix_bus enable"
will fix the three state buses. If not fix it manually as mentioned above.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
