Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

three questions(I/O and phase noise<->jitter)

Status
Not open for further replies.

trashbox

Advanced Member level 4
Joined
Apr 9, 2004
Messages
101
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,298
Location
China
Activity points
879
Hi all,
1) How to select a high speed(1.5GHz) I/O circuit?
2) How to equate the phase noise to jitter in VCO if no using integrating the phase noise~frequency offset curve. In other words, if you only know several offset frequency's phase noise,for example,-100dBc/Hz@100KHz,-120dBc/Hz@600KHz and -140dBc/Hz@1MHz,How to get the corresponding jitter(period jitter in RMS format or cycle-to-cycle jitter in RMS format)?
3) What's the type of jitter described in products' datasheets if there is no notes?Period jitter or cycle-to-cycle jitter?

Thank you very much.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top