Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

The topology of a MEMS oscillator output buffer.

F

FieldMTT

Newbie
Newbie level 1
Joined
Sep 29, 2023
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
9
Hi, I am confused about the topology of the output buffer in this MEMS oscillator. Here are the picture of the layout and the article link. Hope someone could help me, thank you for your reading.

16.8 1GHz GaN-MMIC monolithically integrated MEMS-based oscillators​



Snipaste_2023-09-29_17-02-44.png
 
Sort by date Sort by votes
Looks like there are two transistors with current sources at Sources/Emitters. Output has been tapped from the source/emitter of the second one. (typical buffer configuration).
It's absolutely hard to say something concrete from that layout.
 
Upvote 0 Downvote

LaTeX Commands Quick-Menu:

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top