Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

The test enable of clock gating

Status
Not open for further replies.

fragnen

Full Member level 4
Joined
Apr 3, 2019
Messages
208
Helped
0
Reputation
0
Reaction score
1
Trophy points
18
Activity points
1,457
What are all the uses of test enable pin of integrated clock gating cells?
 

here we go with the vague and misguided questions again. come onnnnnnn, this is a forum!
how about you google stuff first, see what you understand, and ask questions about the parts you don't understand? like a normal forum user?!
 
how about you google stuff first, see what you understand, and ask questions about the parts you don't understand? like a normal forum user?!
What are you trying to mean by this? Can you please explain?
 

The reply #2 is written in simple English language. If you do not understand it, then in my personal opinion you should revise your English language skills and then come back here again!
 

Thread locked by a moderator.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top