the result of the LVDS has lots of jitter

[frankwen]

how can I avoid them
the
thanks

 

[PaloAlto]

You need to drive your output switches with non-overlapping signals

:wink:

 

[FvM]

I don't see any "jitter" in the waveform (it may be there, but not visibale in the choosen timescale). You know what jitter means?

As an additional remark, to see meaningful real world waveforms, you may want to load the LVDS driver with some common mode impedance, too.

 

[IADanilov]

PaloAlto, can you advise me some papers about driving LVDS output switches with non-overlapping signals?

Does it necessary for design with 2 NMOS and 2 PMOS switches or only for design like in this topic?

 

[PaloAlto]

Sorry, I don't have references for that.

It doesn't matter whether they are all NMOS or PMOS and NMOS. The thing is that the current source should never be switched off, so it should never happen that all transistors are off, otherwise you have large peaks in your supplies.

You have to drive that block with signals that overlap at high (If they are all NMOS)