One of the goals of ATPG is to test the design in as few patterns as possible. Therefore, the patterns generated tend to toggle much larger numbers of nets each cycle than would normally occur in functional mode. E.g. in functional mode, you may have some control registers that stay constant, or some circuitry that isn't used all of the time. However, in test mode, these will constantly be toggling / active.