Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
As known when a chip is packaged, some of the modules within are not so accessible to test vectors inputs. Boundary scan is for testing of the particular module on a chip by allowing isolation thru usage of boundary registers to shift in the test vectors for that particular module. Some of the standards are like JTAG or P1500.