Systemverilog vs E language

Status
Not open for further replies.

cfriend

Full Member level 1
Joined
Oct 31, 2005
Messages
97
Helped
2
Reputation
4
Reaction score
0
Trophy points
1,286
Activity points
1,869
which one is better systemverilog or e language

I'm a new one want to verificate my design, but i don't kown which is better one? systemverilog or E language?
 

hehe, probably, it is not depend on the language power, but the simulation tools you have
 

to jackson_peng:
I have cadence incisive platform which surpport systemverilog and E language, which one is better?
 

cfriend said:
to jackson_peng:
I have cadence incisive platform which surpport systemverilog and E language, which one is better?

Hi,
SV is now an IEEE standard and all 3 major vendors have varied level of support for it today. AFAIK, Cadence has the least for SV-Testbench against Mentor/SNPS. You need to check with your tool documentation. As far as E goes, E is being standardized, but not many vendors seem to be supporting - atleast not the main ones - no SNPS/Mentor. Hence for your case, you may want to start using SV-Design, Assertions - as much as NC supports, and slowly move to SV-Testbench.

HTH
Ajeetha
www.noveldv.com
 

Status
Not open for further replies.
Cookies are required to use this site. You must accept them to continue using the site. Learn more…