Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
SV is now an IEEE standard and all 3 major vendors have varied level of support for it today. AFAIK, Cadence has the least for SV-Testbench against Mentor/SNPS. You need to check with your tool documentation. As far as E goes, E is being standardized, but not many vendors seem to be supporting - atleast not the main ones - no SNPS/Mentor. Hence for your case, you may want to start using SV-Design, Assertions - as much as NC supports, and slowly move to SV-Testbench.