Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Systemverilog vs E language

Status
Not open for further replies.

cfriend

Full Member level 1
Joined
Oct 31, 2005
Messages
97
Helped
2
Reputation
4
Reaction score
0
Trophy points
1,286
Activity points
1,869
which one is better systemverilog or e language

I'm a new one want to verificate my design, but i don't kown which is better one? systemverilog or E language?
 

cfriend

Full Member level 1
Joined
Oct 31, 2005
Messages
97
Helped
2
Reputation
4
Reaction score
0
Trophy points
1,286
Activity points
1,869
to jackson_peng:
I have cadence incisive platform which surpport systemverilog and E language, which one is better?
 

aji_vlsi

Advanced Member level 2
Joined
Sep 10, 2004
Messages
646
Helped
84
Reputation
168
Reaction score
12
Trophy points
1,298
Location
Bangalore, India
Activity points
4,975
cfriend said:
to jackson_peng:
I have cadence incisive platform which surpport systemverilog and E language, which one is better?
Hi,
SV is now an IEEE standard and all 3 major vendors have varied level of support for it today. AFAIK, Cadence has the least for SV-Testbench against Mentor/SNPS. You need to check with your tool documentation. As far as E goes, E is being standardized, but not many vendors seem to be supporting - atleast not the main ones - no SNPS/Mentor. Hence for your case, you may want to start using SV-Design, Assertions - as much as NC supports, and slowly move to SV-Testbench.

HTH
Ajeetha
www.noveldv.com
 

Status
Not open for further replies.
Toggle Sidebar

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top