Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

systematic offset for differential pair

Status
Not open for further replies.

Rainbow00

Junior Member level 3
Joined
Feb 23, 2006
Messages
29
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,504
systematic offset

Hi,
can someone illustrate the concept for the input systematic offset for differntial pair? let's say for 1mV input systematic offset does it mean when 1mV is applied to the differential pair the output is biased at half of Vdd and Vss?

regards
gd
 

rfsystem

Advanced Member level 3
Joined
Feb 25, 2002
Messages
914
Helped
148
Reputation
292
Reaction score
38
Trophy points
1,308
Location
Germany
Activity points
9,550
differential pair offset

Your are right. If VDD/2 is the target point. The systematic offset happen at the conversion between differential to single ended processing. Mostly the output mirror have a voltage difference between the MOS mirror diode input and the mirror ouput voltage. Try to use a topology where the mirror output have equal voltage as the mirror input. Then the systematic offset is reduced.
 

yaxazaa

Advanced Member level 4
Joined
Nov 13, 2004
Messages
118
Helped
5
Reputation
10
Reaction score
2
Trophy points
1,298
Activity points
902
systematic offset voltage

This is due to topology of you different, the conecpt means that to make output at common mode, the input need offset
 

Status
Not open for further replies.
Toggle Sidebar

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top