Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

system C is better than HDL?

Status
Not open for further replies.

Phytex

Member level 4
Joined
Dec 16, 2001
Messages
73
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
598
I don't think so

I don't think that system c is really better then a hadl like VHDL or Verilog! I think there is only one risem why to change to system c. There are only ~10000 VHDL Programmer and ~1000000 C Programmer!

Phytex
 

Bartart

Full Member level 2
Joined
Feb 20, 2002
Messages
124
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,298
Location
Europt
Activity points
1,109
Hello!

Yes and Windows are better then Linux, USA are better then rest of the world, Fiat is better then RR........

Think twice before posting.

Best regards
Bart
 

the_penetrator

Full Member level 5
Joined
Jun 22, 2001
Messages
297
Helped
10
Reputation
20
Reaction score
5
Trophy points
1,298
Activity points
2,775
I think SystemC has only reason for existence to help software engineers with hardware/software co-design. However their main problem is lack of knowledge of the underlying micro-archtiectures and not the need for another language.

I don;t think that SystemC will ever gain as much acceptance as VHDL/Verilog (hardware) and C/C++ (software) do. For the next 10 years, the two worlds will not come together.

the_penetrator©
 

amir81

Member level 2
Joined
Mar 1, 2003
Messages
44
Helped
5
Reputation
10
Reaction score
0
Trophy points
1,286
Activity points
322
vhdl and verilog are standardized by ieee. also they are older than systemc and about all programs supports these two hdls, but not systemc. vhdl and verilog (i prefer vhdl) is more popular than systemc and their codes are portable because of wide range of sotware. i think they are better than systemc.
amir
 

Cathay

Member level 3
Joined
Nov 17, 2001
Messages
62
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
454
Man and woman are different, none is better than the other

SystemC is for high level modeling, Synopsys is giving up behavior synthesize. However, new SystemC will include RTOS and move up one notch. System Verlog will bridge the gap for behavior description and varification.
 

jiang

Advanced Member level 4
Joined
Dec 31, 1999
Messages
111
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,296
Location
Taiwan
Activity points
855
the_penetrator said:
I think SystemC has only reason for existence to help software engineers with hardware/software co-design. However their main problem is lack of knowledge of the underlying micro-archtiectures and not the need for another language.

I don;t think that SystemC will ever gain as much acceptance as VHDL/Verilog (hardware) and C/C++ (software) do. For the next 10 years, the two worlds will not come together.

the_penetrator©
I agree the_penetrator's point.
SystemC can help system analyzer to determine which architecture is suitable and help software engineers develop their applications earlier.
 

dspusr

Junior Member level 2
Joined
Dec 25, 2001
Messages
22
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
90
V*HDL has poor compile option.
especially VHDL.
and so on VHDL coding is very^10 redundancy.
Don't u feel pain in writing VHDL codes, if u know C/C++ programming languages.?
i think
SpecC/SystemC makes the progress of electric resercher/engineer's works(between making algorithm and FPGA/ASIC design) seamless
and increase productivity.

but RTL quality is down
 

patchquinn

Junior Member level 1
Joined
Jan 7, 2003
Messages
15
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Location
ireland
Activity points
163
system c is a hdl even if it tries to pass itself off as C. It might be based on c, written in c, and use c syntax, but it is not a high level language. It is certainly not as readable as c. you still need to describe things on an rtl level, to get hardware. and there is a steep learning curve to do anything interesting. Where it does have its strengths is simulation and verification, and HW/SW co-design.. and the fact is there is a real drive to be able to to be able to describe hardware in c because as a previous writer said, there are a lot more c programmers than hdl programmers. but my argument is , from the little experience i have, VHDL or Verilog, are much better at describing hardware and are much easier to learn than systemC, if you have never done much C. don't think you are going to be programming in c cause it don't look nothing like the real thing.
p
 

sifeddin

Member level 1
Joined
Sep 28, 2003
Messages
40
Helped
2
Reputation
4
Reaction score
0
Trophy points
1,286
Activity points
416
some "silly" positive feedback due to reasons like the existence of over 1,000,000 C programmers and much less VHDL programmers may give the undeserved the stand int\ the first place and deny the the deserved from the best.
In my view I think there is a best language to talk to every individual and there is a best HDL language (either instruction oriented or cell oriented) to describe every circuit
 

cawan

Full Member level 2
Joined
Dec 28, 2002
Messages
135
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,298
Activity points
1,305
systemc is the language for system design and defined as system description language (SDL). vhdl/verilog is the language for hardware design and defined as hardware description language (HDL). we can't say which is better than which and ignore the others that are disadvantage. instead, they are complement to obtain the higher level of design methodology.
 

computer_terminator

Member level 3
Joined
Aug 28, 2001
Messages
67
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
455
In my view, SystemC probably is good for high level modeling, but it is dump for RTL level.
Take a look at the synopsys's "Describing Systhesizable RTL in SystemC",
and you may not want to use systemC as your HW design language.
 

omara007

Advanced Member level 4
Joined
Jan 6, 2003
Messages
1,238
Helped
50
Reputation
102
Reaction score
16
Trophy points
1,318
Location
Cairo/Egypt
Activity points
9,747
Don't compare SystemC to HDL's .. simply because SystemC is system-level modeling language while others are for hardware description .. for the time being one can't compensate the other .. u better think of SystemC and other HDL's as complementing each others .. or that SystemC is a good step towords having no problems in HW/SW co-design.
Keep in mind that System is not yet mature from the point of Synthesis .. for that it can't beat other very mature HDL's like VHDL and Verilog ..

Simply :)
 

dynoboy

Junior Member level 2
Joined
May 28, 2004
Messages
24
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Location
India
Activity points
315
System C is good yes it is good but VHDL is also good...see actually its relative.
Depends not on the person using it but on the task at hand...system C is very good for efficient verification but its not very convenient to use...as not many hardware programmers like to uuse C...so there are many prons and cons...but there is time before any one takes a higher position ... right now tVerilog/VHDL/sysetm C and yes OVA will co-exist
 

xusoso

Member level 5
Joined
Aug 18, 2004
Messages
88
Helped
7
Reputation
14
Reaction score
4
Trophy points
1,288
Activity points
577
A C/C++ HDL will not be a better HDL than VHDL or Verilog, but it will be a better language for hardware/software co-simulation.
 

the_penetrator

Full Member level 5
Joined
Jun 22, 2001
Messages
297
Helped
10
Reputation
20
Reaction score
5
Trophy points
1,298
Activity points
2,775
yeah right... and Kirsten Dunst is better than Anna Paquin...

look here friends, there is no such thing as a better language! It depends on what you want to do.

For example:

Kirsten is more attractive, her characters are emotionative but can also give you that unique ice-cold look. See can play chillingly well bad-behaved adolescents (a very few years ago), e.g. as in "Interview with a Vampire".

Anna has a little more depth in her roles, her characters are not very sexually-minded, is also more warm (even as Rogue!). She has also acquired the little tin man at the age of 11.

So to the point, SystemC is for platform tuning, system-level design playing with the size of memories, at accessing peripherals and accelerators e.g. at the transaction-level.

HDLs are simulation/then-turned-synthesis languages that will dominated the synthesis task for 10 more years. SystemC will not compile that good for some time more.

the_penetrator©
 

Status
Not open for further replies.
Toggle Sidebar

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top