[SOLVED] synthesizing a VHDL code with an IP core?

Status
Not open for further replies.

Fractional-N

Full Member level 1
Joined
Oct 15, 2007
Messages
97
Helped
2
Reputation
4
Reaction score
2
Trophy points
1,288
Activity points
2,071
Hi,
I have a VHDL code, and there is a FIFO ip core in the code. I have copied the .vhd files and .ucf files and also a .v file and ipcore_dir directory to another directory and I tried to synthesize the code but ISE gives the Error "Could not find module/primitive "
the code is a mixed VHDL and Verilog one.

what should I do? any help?
 

You've apparently got some files in the wrong place. ISE is looking for them somewhere other than where you've put them.
 

with trial and error, I solved the problem.
when configured a new project and added the source files, the IP core in the design had a VHDL icon at left-side like this:
then I selected this file and right-clicked and add source... and added the .xco file inside the ipcore_dir directory, then the icon changed to a lamp :
and the syntheses was successful
 

Status
Not open for further replies.

Similar threads

Menu
Log in
Register
Cookies are required to use this site. You must accept them to continue using the site. Learn more…