Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

synthesis, STA, GLS ???

Status
Not open for further replies.

popa

Junior Member level 2
Joined
Aug 30, 2008
Messages
21
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,415
Hi,
1.can someone help me with the meaning of each of the following:
Synthesis?
GLS?
STA?
what is the goal of each one of them?

2.I wrote a design in verilog and tested it in modelsim, now what is the next step?

Thanks.
 

mrflibble

Advanced Member level 5
Joined
Apr 19, 2010
Messages
2,724
Helped
679
Reputation
1,360
Reaction score
651
Trophy points
1,393
Activity points
19,551
So, not even synthesis results in meaningful google hits where you live? That's odd...

---------- Post added at 19:31 ---------- Previous post was at 19:28 ----------

plenty to be found on synthesis. random google hit du jour.

VHDL - Wikipedia, the free encyclopedia

"Synthesis is a process where a VHDL is compiled and mapped into an implementation technology such as an FPGA or an ASIC. Many FPGA vendors have free (or inexpensive) tools to synthesize VHDL for use with their chips, where ASIC tools are often very expensive.

Not all constructs in VHDL are suitable for synthesis. ..."
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top