Hi,
You can work either way i.e. ask DC to remove hold time problems by adding buffers or ask the layout guys to do it for you. both aproaches are right.
However the hold violation removal at layout stage is more common. They will size the transistors of your synchronizers such that the hold violations get resolved