Synopsys Signal Integrity Flow

Similar threads

• H

  Commands / Flow to make a gate array from custom standard cells?

  • Started by Hillts
  • Mar 15, 2024
  • Replies: 1

  ASIC Design Methodologies and Tools (Digital)
• J

  Synopsys IC Compiler Verilog Parser Error

  • Started by jastor1329
  • Nov 1, 2023
  • Replies: 2

  ASIC Design Methodologies and Tools (Digital)
• X

  parsing error when read library model in synopsys tmax

  • Started by xiaoqi
  • Dec 29, 2023
  • Replies: 1

  ASIC Design Methodologies and Tools (Digital)
• Synopsys DC area report error: Net Interconnect area: undefined (Wire load has zero net area)

  • Started by Ddddd248
  • Mar 8, 2024
  • Replies: 4

  ASIC Design Methodologies and Tools (Digital)
• B

  [SOLVED] Signal coming as undefined in verilog behavioral simulation

  • Started by bongosontan
  • Mar 25, 2024
  • Replies: 2

  ASIC Design Methodologies and Tools (Digital)