er.akhilkumar
Full Member level 2
Hello All,
Has anyone got any information about a synchronous FIFO having input/output data width different from memory width implemented in FIFO?
For example:
Input data width: 16
Output data width : 32
Memory width : 32
Can we develop such type of FIFO?
Thanx
Has anyone got any information about a synchronous FIFO having input/output data width different from memory width implemented in FIFO?
For example:
Input data width: 16
Output data width : 32
Memory width : 32
Can we develop such type of FIFO?
Thanx