Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

switching mode PA driver

Status
Not open for further replies.

e.Horus

Junior Member level 3
Joined
Feb 14, 2006
Messages
30
Helped
3
Reputation
6
Reaction score
0
Trophy points
1,286
Activity points
1,581
Hello All,

I am designing a 10dBm FSK, 900MHz switching mode PA in CMOS. I cannot find good information on optimizing the driver stage. So I need some pointers here.

My approach is to use a chain of inverters, with their size increasing from the divider to the output stage. Given the load cap of the output stage, what is the best way to optimize the driver? For example, how can I determine the best number of stages and their scaling ratio?

Should I follow the same approach as in digital drivers? or is there a better way since perhaps the requirements are different?

Thank you in advance ...
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top