sagar.dhange
Newbie level 4
- Joined
- Sep 12, 2012
- Messages
- 6
- Helped
- 0
- Reputation
- 0
- Reaction score
- 0
- Trophy points
- 1,281
- Location
- VNIT Nagpur, India
- Activity points
- 1,329
Hello everyone,
I am working on Asynchronous Sigma Delta Modulator and I am not getting how the summation block used in it, is impemented in cadence. Anyone please help me and give me the cmos circuit of the summation block used in it as the first block before integrator as in the figure attached......
I am working on Asynchronous Sigma Delta Modulator and I am not getting how the summation block used in it, is impemented in cadence. Anyone please help me and give me the cmos circuit of the summation block used in it as the first block before integrator as in the figure attached......