Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

subthreshold op amp design?

Status
Not open for further replies.

branred

Newbie level 4
Joined
Oct 13, 2010
Messages
6
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,335
Dear all,

i am trying to design an op amp with subthreshold operation. May i know which MOS are allowed operates in subthreshold region? the input pair? the active load? what about folded cascode configuration? As far as i know, the current mirror must be in saturation to ensure accurate copying.

is there any good books or paper regarding how to design a subthreshold op amp?

thank you so much

regards,
branred
 

saiaditya

Junior Member level 2
Joined
Sep 23, 2009
Messages
21
Helped
2
Reputation
4
Reaction score
2
Trophy points
1,283
Activity points
1,391
You can bias the input pair in subthreshold, active load in saturation, that way it would be more beneficial
 

leo_o2

Advanced Member level 4
Joined
Sep 3, 2004
Messages
1,324
Helped
277
Reputation
556
Reaction score
241
Trophy points
1,343
Location
China
Activity points
5,761
Input pair working in sub-threshold region is genrenal case.
 

erikl

Super Moderator
Staff member
Joined
Sep 9, 2008
Messages
8,112
Helped
2,689
Reputation
5,358
Reaction score
2,291
Trophy points
1,393
Location
Germany
Activity points
44,154
i am trying to design an op amp with subthreshold operation. May i know which MOS are allowed operates in subthreshold region? the input pair? the active load? what about folded cascode configuration? As far as i know, the current mirror must be in saturation to ensure accurate copying.

MOS operation in subthreshold has nothing to do with operation in the saturation region!

See e.g.
Allen/Holberg "CMOS Analog Circuit Design"
David M. Binkley "Tradeoffs and Optimization in Analog CMOS Design"
Behzad Razavi "Design of Analog CMOS Integrated Circuits"
 

threekingtiger

Member level 1
Joined
Jul 31, 2010
Messages
38
Helped
8
Reputation
16
Reaction score
8
Trophy points
1,288
Activity points
1,564
Pay attention to the two concepts. For stong inversion, you have tri. and sat. regions. For weak inversion(subthreshold), you also have tri. and sat. regions.
 
  • Like
Reactions: cc2052

    cc2052

    Points: 2
    Helpful Answer Positive Rating

dgnani

Advanced Member level 1
Joined
Jul 25, 2009
Messages
425
Helped
160
Reputation
322
Reaction score
152
Trophy points
1,323
Location
USA
Activity points
4,007
Pay attention to the two concepts. For stong inversion, you have tri. and sat. regions. For weak inversion(subthreshold), you also have tri. and sat. regions.

Very good point! EKV model makes this somewhat simpler to picture (e.g. see Jesper's book on gm/Id method)
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top