Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Stopping a clock while synchronous reset

Status
Not open for further replies.

ivlsi

Advanced Member level 3
Joined
Feb 17, 2012
Messages
887
Helped
17
Reputation
32
Reaction score
16
Trophy points
1,298
Activity points
6,861
Hi All,

There is a technique to stop clocks during synchronous reset. The question is "Why?"

Synchronous resets are synchronous to clocks, so they should occur with the safe timing (without removal or recovery violations). So, why stopping the clocks?

One of the answers, which I got, is

Thank you!
 

SunnySkyguy

Advanced Member level 5
Joined
Sep 26, 2007
Messages
6,743
Helped
1,675
Reputation
3,348
Reaction score
1,644
Trophy points
1,413
Location
Richmond Hill, ON, Canada
Activity points
50,733
If synchronous resets occur at same edge as clock, a race condition or glitch may be produced and if that matters, reset should be skewed on on alternate phase of clock unless this metastable condition can be avoided or doesn't matter.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top