Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Static Timing Analysis in the presence of Process Variation

Status
Not open for further replies.

ebrahimi.khoy

Member level 3
Member level 3
Joined
Dec 4, 2010
Messages
64
Helped
2
Reputation
4
Reaction score
2
Trophy points
1,288
Visit site
Activity points
1,736
Is there any method to compute the critical path delay in the presence of process variation? Which tool uses this method and what are the inputs?

Thanks in advance for your answers.
 

In any run of the tool, you can have only one process. If you want to try with a different process you have to give a different run.
"Primetime" from synopsys is an STA tool you can use for this task. It takes a netlist as an input to do the timing analysis.
 
I need to have the distribution of critical path delay. With this technique, I can get delay for three corner cases (min, typical, and max).
 

You'll need a Liberty model with statistical variation tables and statistical static timing analysis. If you have the correct spice models you can extract the critical path and simulate with monte-carlo analysis for a few paths. Of course, this isn't practical for a large number of paths.
 

Is there any method to compute the critical path delay in the presence of process variation? Which tool uses this method and what are the inputs?

Thanks in advance for your answers.

you need to add OCV libraries for that.
cadence ETS can also be used for this purpose.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top