Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

static timing analaysis

Status
Not open for further replies.

rakesh02

Junior Member level 3
Junior Member level 3
Joined
Sep 17, 2013
Messages
28
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Visit site
Activity points
138
hi every one can any one explain about static timing analysis.....
how we should solve the timing
 

STA does not solve timing, but only report any issue.
 

you can also get some material from internet as well..to understand basic concept of STA..as setup time, hold time etc.
 

hi every one can any one explain about static timing analysis.....
how we should solve the timing

To solve timing issues we can do :
1. Add pipeline flops to break a path
2. Simplify the logic between two flops.
3. Change tech nodes
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top