Continue to Site

# State diagram

Status
Not open for further replies.

#### MaikT

##### Newbie
I have a questión about an exercice I have to do.

Input a 0 1 0 0 0 0 1 1 1 0 1 1 1 ...
Input b 0 0 0 0 1 1 1 0 1 1 0 0 1 ...
Output s 0 0 0 1 0 1 1 1 1 0 0 0 1 0

According to the heading the output s is always activated when input b does not match the input a of the previous cycle and then design the state diagram specifying the meaning of each state.
But there is something that I don't get it, taking the first 1 on the output from the right, this 1 should follow the previous rule and I think it doesn't

Input a X X 0 X
Input b X X X 0
Output s X X X 1

This happen in several cases where the output is 1 and I don't understand why
Any help will be appreciated.

Hi,
Code:
Input  a 0 1 0 0 0 0 1 1 1 0 1 1 1 ...
Input  b 0 0 0 0 1 1 1 0 1 1 0 0 1 ...
Output s 0 0 0 1 0 1 1 1 1 0 0 0 1 0

Input  a > 0 1 0 0 0 0 1 1 1 0 1 1 1 ...
Input  b 0 0 0 0 1 1 1 0 1 1 0 0 1 ...
Output s 0 0 0 1 0 1 1 1 1 0 0 0 1 0
The first three lines if from post#1
The second three lines are the same, but input A is shifted one colum right, to get the "previous state of A" inline with state B.

I don't see the described logic.

--> Please show a photo of the complete exercise text.

Klaus

Update: I think I got it now. Check the vertical lines.
Code:
Input  a 0 1 0 0 0 0 1 1 1 0 1 1 1 ...
Input  b 0 0 0 0 1 1 1 0 1 1 0 0 1 ...
Output s 0 0 0 1 0 1 1 1 1 0 0 0 1 0

Input  a > > 0 1 0 0 0 0 1 1 1 0 1 1 1 ...
Input  b > 0 0 0 0 1 1 1 0 1 1 0 0 1 ...
Output s 0 0 0 1 0 1 1 1 1 0 0 0 1 0
So the Output S is again delayed by one cycle w.r.t Input B

Last edited:

Status
Not open for further replies.