cocopa
Junior Member level 2
Hi! I have two FPGAs that communicate through only 2 signal lines (clock and data line) and the communication protocol will be based on packets of 16 bits (custom protocol, not I2c). My question is, how can the slave detect the start condition of the packet? What techniques are there to recognize when the packet begins? Thank you.