Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

STARRC - Synopsys Error message

Status
Not open for further replies.

nearers

Newbie level 4
Newbie level 4
Joined
Feb 14, 2015
Messages
7
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Visit site
Activity points
59
I have executed StarRC using command mode but the log file generated these errors and repeated many times and finally the command was unsuccessful.
The command generated extracted view properly but I want to know the details of these error messages.

WARNING: unknown layer has been referenced: YX_viaBAR (EX-202)
WARNING: unknown layer has been referenced: YX_viaRV (EX-202)
WARNING: ''layer 'y0' undefined in technology. (EX-1993)
WARNING: Flylines for resistors will not be generated: please define valid *pres layer-purpose in
layer mapping file, or define the default lpp (y0, drawing) in the technology. (EX-1995)
WARNING: ''layer 'y1' undefined in technology. (EX-1993)
WARNING: Flylines for capacitors will not be generated: please define valid *pcap layer-purpose in
layer mapping file, or define the default lpp (y1, drawing) in the technology. (EX-1996)
Completed 1% Time=00:00:00 RemainingTime=00:00:00 Mem=184.984
Completed 2% Time=00:00:00 RemainingTime=00:00:00 Mem=184.984
Completed 3% Time=00:00:00 RemainingTime=00:00:00 Mem=184.984
Completed 4% Time=00:00:00 RemainingTime=00:00:00 Mem=184.984
Completed 5% Time=00:00:00 RemainingTime=00:00:00 Mem=184.984
Completed 6% Time=00:00:00 RemainingTime=00:00:00 Mem=184.984
Completed 7% Time=00:00:00 RemainingTime=00:00:00 Mem=184.984
Completed 8% Time=00:00:00 RemainingTime=00:00:00 Mem=184.984
Completed 9% Time=00:00:00 RemainingTime=00:00:00 Mem=184.984
Completed 10% Time=00:00:00 RemainingTime=00:00:00 Mem=184.984
Completed 20% Time=00:00:00 RemainingTime=00:00:00 Mem=184.984
Completed 30% Time=00:00:00 RemainingTime=00:00:00 Mem=184.984
Completed 39% Time=00:00:00 RemainingTime=00:00:00 Mem=184.984
Completed 49% Time=00:00:00 RemainingTime=00:00:00 Mem=184.984
Completed 59% Time=00:00:00 RemainingTime=00:00:00 Mem=185.125
Completed 68% Time=00:00:00 RemainingTime=00:00:00 Mem=185.125
Completed 78% Time=00:00:00 RemainingTime=00:00:00 Mem=185.125
Completed 88% Time=00:00:00 RemainingTime=00:00:00 Mem=185.125
Completed 97% Time=00:00:00 RemainingTime=00:00:00 Mem=185.125
Completed 100% Time=00:00:00 RemainingTime=00:00:00 Mem=185.254
WARNING: found open net(s) in the design. please check opens.sum file. (EX-414)
WARNING: found open net(s) in the design. please check opens.sum file. (EX-414)
WARNING: Some instances cannot get schematic properties, please check oa_property_annotation.sum
(EX-2014)
WARNING: File '.tmp_file' does not exist, sleeping for 30 sec. before checking again. (SX-3050)
WARNING: File '.tmp_file' does not exist, sleeping for 30 sec. before checking again. (SX-3050)
WARNING: File '.tmp_file' does not exist, sleeping for 30 sec. before checking again. (SX-3050)
WARNING: File '.tmp_file' does not exist, sleeping for 30 sec. before checking again. (SX-3050)
WARNING: File '.tmp_file' does not exist, sleeping for 30 sec. before checking again. (SX-3050)
 
Last edited by a moderator:

You do not have error messages?, only warning?
well you need to fix the map file used to map the layers between the LEF/GDSand DEF files.
 

Thanks rca,

Yes, it is actually not an error message but finally the result was not successful.

You mentioned this "well you need to fix the map file used to map the layers between the LEF/GDSand DEF files." but I could not clearly understand that. I am a newbie on this tools.
Could you please explain more details?

Thanks,
Matthew
 

in the tool command you indicate the parameter "MAPPING_FILE", which this kind of content:
Code:
conducting_layers
* LEF layer -> ITF laver
   PC PC1
   M1 M1
   M2 M2
   M3 M3
   M4 M4
   M5 M5
   EA EA
   LB LBTHICK
  
VIA_layers
  V1 V1
  V2 V2
  V3 V3
  V4 V4
  NT NT_MIM
  VV VVTHICK

marker_layers

remove_layers
 

Thanks rca,

Sorry, it is still not clear for me.

My current problem is "WARNING: File '.tmp_file' does not exist, sleeping for 30 sec. before checking again. (SX-3050) " this warining.
Is the MAPPING_FILE related to this warning?

I have checked my mapping file and it was from our ST-Microelectronics Foundary library and I haven't changed anything abou that.
 

yes, all layer warning are related to the map, and the tool is not able to map the LEF to ITF layers.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top