Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Standby leakage Power Reduction using Dual Vth

Status
Not open for further replies.

rama_227

Newbie level 5
Joined
Jan 4, 2006
Messages
9
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,343
hi,
i am doing ''Standby leakage Power Reduction using Dual Vth in Domino Logic Circuits" project, i need some information about this.
 

rama_227

Newbie level 5
Joined
Jan 4, 2006
Messages
9
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,343
i want code any one language like c,vhdl 7or verilog

Added after 18 seconds:

i want code any one language like c,vhdl or verilog
 

eda_wiz

Advanced Member level 2
Joined
Nov 7, 2001
Messages
654
Helped
57
Reputation
114
Reaction score
29
Trophy points
1,308
Activity points
6,195
vhdl code for leakage power reduction!!!. hmmm I think u should try reading some basics....

VHDL,Verilog describes hardware. Multi Vth cells are selected during synthesis by the synthesis tool.

I wonder whether you are asking for the C-code for selection of Multi-Vth cells for synthesis. there is very less chance of getting such a c-code. It will be there with EDA biggies like Synopsys,cadence,MG.

What exactly you want to do as project?
 

rama_227

Newbie level 5
Joined
Jan 4, 2006
Messages
9
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,343
any one of the laguage i want code please help me
 

Status
Not open for further replies.
Toggle Sidebar

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top